The growth of Si 1Ϫx Ge x epilayers with high Ge contents (xϾ0.5) on a Si͑001͒ substrate by molecular beam epitaxy ͑MBE͒ is of great interest both for device applications and for fundamental research. 1, 2 The main problem in growing a Si 1Ϫx Ge x alloy on a Si͑001͒ substrate is lattice mismatch, which increases from 0% to 4.2% as x is varied from 0 to 1. The larger x becomes, the thinner the Si 1Ϫx Ge x channel has to be grown in order to prevent the appearance of roughness and misfit dislocations from relaxation of strain. One possible way in which to obtain Ge compositions xϾ0. 5 , while retaining strain in the Si 1Ϫx Ge x layer, is to use a relaxed Si 1Ϫy Ge y substrate with a bulk lattice constant. This allows strained Si, Ge or Si 1Ϫx Ge x to be grown on an underlying Si͑001͒ wafer. This kind of substrate is termed a virtual substrate ͑VS͒ and the whole structure is called a metamorphic heterostructure. In this letter we report the effect of postgrowth furnace thermal annealing ͑FTA͒ on the Hall mobility and sheet carrier density, measured in the range of 9-300 K, in Si 0.2 Ge 0.8 /Si 0.7 Ge 0.3 /Si(001) p-type modulation-doped ͑MOD͒ heterostructures with two Si 0.2 Ge 0.8 channel thicknesses. This is an extremely interesting approach because the FTA temperature range of 600-900°C is widely used during the fabrication of Si and SiGe based metal-oxidesemiconductor field effect transistor ͑MOSFET͒ devices.
The Si 0.2 Ge 0.8 /Si 0.7 Ge 0.3 /Si(001) p-type MOD heterostructures were grown on a Si͑001͒ substrate by solid-source molecular beam epitaxy ͑SS-MBE͒ in a commercial VG Semicon V90S UHV system. The substrates were rotated during growth to ensure temperature and growth rate uniformity across the wafer. When growing high Ge content Si 1Ϫx Ge x epilayers by SS-MBE it is advantageous to use low growth temperatures to kinetically suppress surface segregation, which smears the Ge profile, and also to suppress surface diffusion that can produce roughness on the surface and relief of strain energy. The Si 0.2 Ge 0.8 channel was grown at T g ϭ300°C on a quite thin ͑850 nm thick͒ virtual substrate involving a low-temperature (T g ϭ390°C) Si buffer. 3, 4 The top layers of the VS were relaxed with respect to the lattice constant of the Si 0.7 Ge 0.3 bulk alloy. The active layers of a MOD heterostructure were similar in each sample and consisted of an undoped channel for mobile carriers ͑in this case holes͒, a 7 nm thick undoped spacer layer that separates the ionized dopants from the channel and a 10 nm thick boron doping layer with a doping level of 2ϫ10 18 cm Ϫ3 . The heterointerface is located between the channel and the spacer and it separates the two regions energetically. The Si 0.2 Ge 0.8 channel thickness in sample A is 10 nm and in sample B is 14 nm. Annealing was performed after growth at temperatures of 600, 700, 750, 800 and 900°C for 30 min in flowing N 2 ambient.
In order to determine the structural integrity, interface quality and layers thickness cross-sectional transmission electron microscopy ͑XTEM͒ analysis was done on as-grown and after FTA samples. XTEM images of the surface region of sample A as-grown and after FTA at 750°C are presented in Fig. 1 The Hall mobilities and sheet carrier densities of the as-grown and annealed samples were obtained by a combination of resistivity and Hall effect measurements in the temperature range of 9-300 K. The data were obtained in the dark beginning at low temperature. Samples were fabricated in mesa-etched Greek cross geometry for van der Pauw measurements. Ohmic contacts were formed by evaporating Al at the corners of the 4ϫ4 mm 2 samples and alloying them at 420°C for 20 min in flowing N 2 ambient.
The 9-300 K temperature dependences of the Hall mobility and sheet carrier density for samples A as-grown and after FTA at 600, 700, 750, 800 and 900°C for 30 min are presented in Fig. 2 . The Hall mobility of two-dimensional hole gas ͑2DHG͒ ͑at the sheet carrier density͒ that formed in the Si 0.2 Ge 0.8 channel of the as-grown sample measured at 9 K is 624 cm 2 (3.11ϫ10 12 cm Ϫ2 ) at 9 and 293 K, respectively. Similar FTA effects on the Hall mobility and sheet carrier density measured at 9 and 293 K ͑Fig. 3͒ were observed in both samples. Annealing at 600°C is seen to have a negligible effect on the Hall mobility as well as on sheet carrier density. Increasing the annealing temperature results in pronounced successive increases of the mobility. For both samples the maximum Hall mobility was observed after FTA at 750°C. A further increase of the annealing temperature results in a decrease of the mobility. The sheet carrier density displayed opposite behavior with an increase in annealing temperature.
A tentative explanation for the above mentioned results is as follows. The decrease in the sheet carrier density was found to be consistent with the decrease in hole transfer from the B doped region to the Si 0.2 Ge 0.8 channel due to Ge diffusion in the buffer/channel/spacer region during FTA, which resulted in a decrease in Ge concentration in the channel and as consequence the valence band offset decreased. This was confirmed by numerical solution of a one-dimensional ͑1D͒ Poisson-Schrödinger simulation. As the Si 0.7 Ge 0.3 spacer width is decreased, due to B diffusion from the B doped Si 0.7 Ge 0.3 layer and Ge diffusion from the Si 0.2 Ge 0.8 channel ͑due to higher Ge content in the channel͒ carrier transfer from the B doped region increased. Consequently the sheet carrier density increased. The observed decrease in sheet carrier density with an increase of the FTA temperature ͑Fig. 3͒ corresponds to a case where the effect of a reduction of the valence band offset is dominant. The minimum in the sheet carrier density as a function of the FTA temperature corresponds to a case where the effect of the reduced Si 0.7 Ge 0.3 spacer width becomes balanced by the effect of the reduction in the valence band offset. Finally, increases in the sheet carrier density with further increases of the FTA temperature correspond to a case where the effect of reduced Si 0.7 Ge 0.3 spacer width becomes more important than the reduction in valence band offset.
The low Hall mobility observed in as-grown samples might be explained by the effect of short-range interface roughness scattering due to nonoptimum growth conditions, remote and background impurity scattering, and point defects that appear at low growth temperature because of reduced surface adatom mobility. 5 As was mentioned earlier annealing causes Ge diffusion in the buffer/channel/spacer region, resulting in a decrease in Ge concentration in the channel and consequently an increase in width of the Si 1Ϫx Ge x channel (xϽ0.8). In addition, the point defects are annihilated during annealing. The observed increase of Hall mobility after FTA ͑Fig. 3͒ can be attributed to the reduction of interface roughness scattering due to smearing of the channel/spacer interface and broadening of the Si 1Ϫx Ge x channel width L due to Ge diffusion because IR ϰL 6 . 6,7 The mobility will increase until the effects of remote impurity scattering and alloy scattering begin to dominate. The mobility might be reduced due to a decrease in spacer thickness L s because IR ϰL s 3 ͑Refs. 6 and 7͒ and a decrease in the Ge composition x in the Si 1Ϫx Ge x channel ( AL ϰ͓L/x(1 Ϫx)͔) ͑Refs. 6 and 7͒.
In summary, a strong FTA effect on the Hall mobility and sheet carrier density measured in the range of 9-300 K was observed in Si 0.2 Ge 0.8 /Si 0.7 Ge 0.3 /Si(001) p-type MOD heterostructures. Pronounced increases of Hall mobility occurred after FTA at 700 and 750°C with a maximum at 750°C followed by decreases of the mobility after FTA at 800 and 900°C. The sheet carrier density showed opposite behavior with an increase in the annealing temperature. In comparison with annealing experiments performed on SiGe MOD heterostructures with p-type Ge strained channels, 8 where the Hall mobility decreases even after annealing at 600°C for 30 min, the heterostructures with Si 0.2 Ge 0.8 channels show better thermal stability that make them more compatible for fabrication of SiGe MODFET and MOSFET devices using existing Si MOSFET technology.
